A 4.2 GHz integer-N PLL frequency synthesizer for WLANs is described. An analog split tuned LC-VCO is controlled by coarse and fine loops to achieve both a large frequency tuning range and a small VCO gain. An averaging varactor is employed to reduce the amplitude sensitivity of the varactor, thereby reducing the AM-to-FM noise conversion. A new adaptively tuned switched capacitor integrator is used in the coarse loop for a fast lock time. The prototype test chip in a 0.13-µm CMOS process has a measured phase noise of -110dBc/Hz at 1 MHz offset, and a settling time of 50 µs.
I. Introduction
The design of PLL frequency synthesizers is a difficult task due to the conflicting requirements of small integrated phase noise, fast settling time, small spur levels, and low power consumption. This is made even more challenging due to increased process, voltage, and temperature (PVT) variations in scaled CMOS processes. For example, the designed frequency tuning range must be much wider than the specifications in order to overcome the PVT variations.
In this paper, we evaluate architectural choices for wide tuning range frequency synthesizers. This leads to the development of an analog split-tuned LC-VCO based 4.2 GHz PLL frequency synthesizer with a wide tuning range and a small VCO gain. In addition, AM-to-FM phase noise conversion is reduced with the use of an averaging varactor and a fast settling time is achieved with a new adaptively tuned switched capacitor integrator.
The paper is organized as follows. In Section II, frequency synthesizer architectures for wide tuning range are compared and an analog split-tuned LC-VCO based architecture is identified as a suitable candidate. This is followed by a linear analysis of the split-tuned PLL in Section III and provides guidance on the selection of the loop parameters. The circuit design is presented in Section IV, followed by measurement results in Section V. The paper is concluded in Section VI.
II. Frequency Synthesizer Architectures
There are several architectural approaches for designing wide frequency tuning range PLL synthesizers. Fig. 1(a) shows a traditional LC-VCO based PLL. A wide tuning range can be achieved by making the control voltage V ctrl swing rail-to-rail and by keeping the VCO gain high. However, a full swing of V ctrl makes the design of a high performance charge pump (CP) with matched UP and DN currents very difficult. In addition, the high VCO gain increases the control voltage sensitivity to both random and deterministic noise.
In order to alleviate these issues, a digital split-tuned LC-VCO based PLL ( Fig. 1(b) ) can be used. The VCO is controlled by a small varactor as well as a bank of switched capacitors. An auto-tuning circuitry controls the bank of switched capacitors and brings the VCO frequency close to lock. By doing so, both a wide tuning range and a low VCO gain are achieved. However, a robust frequency calibration algorithm is needed to ensure frequency lock under PVT variations. This not only increases the design complexity but also results in a slow settling time. An alternative technique is the analog split-tuned VCO based PLL, as shown in Fig. 1(c) . This architecture has been implemented using both ring VCOs [1, 2] and LC-VCOs [3] . The VCO is controlled by two varactors: a small varactor tuned by a fine control voltage V ctrl and a large varactor tuned by a coarse control voltage V C . An additional frequency locking path integrates the voltage across the loop filter integrator capacitor and generates the coarse control voltage V C to drive the VCO towards frequency lock. The integrator also biases the fine control voltage V ctrl to a known reference voltage V ref , which is set to be V DD /2. This offers two advantages over other techniques. First, the design of a high performance CP is made much simpler. Second, the VCO gain variations are reduced, resulting in reduced loop bandwidth variations. Therefore, the analog splittuned technique is adopted in our prototype 4.2 GHz PLL frequency synthesizer. Table 1 provides a comparison of the different PLL architectures. In the analog split-tuned technique, the PLL settling is primarily determined by the coarse loop, and is typically slow. To reduce the settling time, a novel adaptively tuned coarse loop is used in this work.
Compared to the digital split-tuned VCO, an analog splittuned VCO makes use of a large varactor. Due to the varactor's nonlinearity, any amplitude variations on the VCO output node modulate the effective capacitance of the varactor and, hence, the oscillation frequency. This mechanism, called amplitudemodulation (AM) to frequency-modulation (FM) noise conversion, is a significant source of VCO phase noise. It has been shown that [4] , this noise is related to the amplitude sensitivity, ∆C/∆A, where ∆C is the change in the varactor capacitance due to a change in the VCO output voltage ∆A. To reduce the AM-FM noise conversion, an averaging varactor is employed in this work. The averaging varactor improves the varactor's linearity and reduces the amplitude sensitivity, thereby lowering the VCO phase noise. 
III. Linear Analysis
, the fine loop gain G F (s) and the coarse loop gain G C (s) can be found to be
where ω c is approximately the loop bandwidth, and is given by
The bode plot of the loop gains are conceptually shown in Fig. 2(b) . A point of interest is the frequency where the fine loop gain and coarse loop gain are equal. It can be shown that this frequency ω e is approximated by
In the overall loop gain G T (s), the coarse loop gain G C (s) is dominant at frequencies below ω e , and the fine loop gain G F (s) is dominant at frequencies larger than ω e . In order for the coarse loop to have a negligible impact on the PLL dynamic and stability, the frequency ω e should be lower than ω z . As a result,
Eq. (4) illustrates a lower limit for the coarse loop parameters R 3 C 3 due to the loop stability constraint. On the other hand, during lock-in process, the charge-pump output voltage V ctrl would saturate to either the power or ground rail. The coarse loop aids the PLL frequency lock by slewing up or down the coarse control voltage V C to the desired value. Assume the PLL settling time is dominated by the settling time of the coarse control voltage. If the PLL is required to switch an output frequency from ω osc to (ω osc ± ∆ω osc ) within a time period of T S , then
Eq. (5) yields an upper limit for R 3 C 3 . As a consequence, the design of the coarse control loop must trade off between the loop stability and settling time. To decouple this trade-off and to reduce the settling time, new techniques need to be developed.
IV. Circuit Design

A. Overall Architecture
The proposed PLL frequency synthesizer depicted in Fig. 3  consists of a PFD, a CP, a 3 rd -order loop filter, an analog splittuned LC-VCO, and a pulse-swallow counter. With a 16 MHz reference frequency and a division ratio between 256 to 263, this PLL synthesizer operates in the 4.2 GHz frequency range * . A switched-capacitor (SC) integrator is employed in the coarse * RF in the 5 GHz WLAN 802.11a lower band can be achieved by mixing the VCO output and its divided-by-4 output [5] . loop. A clock generator produces the reference clock for the PLL. It also generates two non-overlapping clock phases, Φ1 and Φ2, with the same frequency as the reference for the SC integrator. The exclusive-OR (XOR) of UP and DN pulses from the PFD is also fed into the SC integrator. This will adaptively bring the PLL into lock, hence reducing the settling time. Fig. 4(a) shows the conventional switched-capacitor circuitry with a sampling capacitance of C S . In this work as shown in Fig. 4(b) , three additional sampling capacitors with capacitance values of 2C S are inserted and controlled by signals Φ3, Φ4, and Φ5, respectively. To generate Φ3, the PFD output UP and DN pulses are fed into an XOR gate. The pulses Φ4 and Φ5 are simply the delayed outputs of Φ3. The timing diagram is shown in Fig. 5(a) . When the loop is in lock, the XOR output is zero. The additional sampling capacitors have no impact on the original SC integrator. When the loop is unlocked, an increased phase error between the reference and feedback clocks leads to an increased pulse width of the XOR output. If the XOR and its delayed outputs have an overlap with both phases Φ1 and Φ2, the additional sampling capacitors are effectively added in parallel with the original capacitor C S . As a result, the effective sampling capacitance is still C S when the loop is in lock, but it will become 3C S , 5C S , and 7C S when the XOR output pulse width is larger than 1/8, 1/4, and 1/2 of the reference clock period (Fig. 5(b) ). The increased sampling capacitance will re- duce the time constant of the SC integrator, thereby improving the PLL settling behavior. Fig. 5(c) shows the simulated average slew rate (SR) for the coarse control voltage V C as a function of the frequency difference between the reference clock and the feedback clock. When the two frequencies are close, the adaptively tuned SC circuit behaves the same as the conventional SC circuit. When the two frequencies differ from each other, i.e., the loop is unlocked, the adaptively tuned SC integrator provides an increased slew rate for V C with an increased frequency difference. As a result, the settling time is reduced without any penalty in the loop stability.
B. Adaptively Tuned SC Integrator
C. Split-Tuned VCO with an Averaging Varactor
The split-tuned VCO with an averaging varactor is shown in Fig. 6 . Two varactors are sized with a ratio of 20 and controlled by V ctrl and V C , respectively. For each varactor, three MOS varactors are connected in parallel with DC bias voltages V 1 to V 3 . Rather than using a fixed DC bias voltage (i.e., V 1 = V 2 = V 3 ) as in the traditional varactor designs, the averaging varactor uses distributed voltage values for V 1 to V 3 . As a result, the nonlinearities of the three varactors are cancelled to a first order. Fig. 7(a) shows the simulated effective capacitance of the conventional varactor when the DC bias voltage V G is set to be 0.5, 1.0, and 1.5, respectively, compared to the capacitance of the averaging varactor. The averaging varactor also reduces the amplitude sensitivity, ∆C/∆A, as shown in Fig. 7(b) . Simulation results also show that at 1 MHz offset, a 3 dB improvement in phase noise is achieved in the 4.2 GHz operating frequency range. Although this averaging varactor is similar to the varactor proposed in [6] , the focus of this work is on reducing the VCO phase noise by reducing AM-FM noise conversion. 
V. Measurements Results
The prototype IC was fabricated in a 0.13µm CMOS technology. Operating at 4.208 GHz, the PLL synthesizer draws 32 mA at a 1.5 V supply voltage. The measured phase noise plots for the PLL and the open-loop VCO at half the oscillation frequency are shown in Fig. 8 . At 1 MHz offset, the measured PLL phase noise is -116.4 dBc/Hz, which implies a phase noise of -110.4 dBc/Hz (+6 dB due to the division) for the 4.2 GHz PLL. The measured reference spurs level is -48 dBc/Hz and the loop bandwidth is 200 kHz.
To evaluate the adaptively tuned SC circuits, the settling behavior is measured when the division ratio N is changed from 260 to 263. In Fig. 9 , the fine control voltages (V ctrl ) are initially close to V ref . When N is increased, V ctrl is increased and saturates to V DD until the coarse loop brings the PLL close to lock. Finally V ctrl decreases and settles to V ref when the PLL is in lock. Compared to the fixed SC circuit, the adaptively tuned SC circuit improves the settling time from 75 µs to 50 µs by a factor of 1.5.
The die photo of the prototype chip is shown in Fig. 10 . The die area of the PLL synthesizer is 1.5 mm 2 (1.3 mm × 1.15 mm). Table 2 summarizes a comparison of this prototype to previous work reported on integer-N frequency synthesizers. The noise performance of the proposed PLL frequency synthesizer compares well with previous publications. Additionally, a much faster settling time is measured in the PLL compared to the conventional analog split-tuning PLL [3] . 
VI. Conclusions
We have presented a 4.2 GHz fully integrated analog dualtuned LC-VCO PLL frequency synthesizer. An averaging varactor improved the phase noise by reducing the varactor voltage sensitivity. A fast lock time has been demonstrated using a novel adaptively tuned switched-capacitor circuit in the coarse loop.
